Test Scheduling for Multi-Clock Domain SoCs under Power Constraint
نویسندگان
چکیده
منابع مشابه
Dynamically Partitioned Test Scheduling for SoCs Under Power Constraints
Test scheduling increases parallelism of test application and reduces the test cost. In this paper, we present a novel scheduling algorithm for testing embedded core-based System-on-Chips. Given a system integrated with a set of cores and a set of test resources, we construct a set of power constrained concurrent test sets from a power-constrained test compatibility graph (P-TCG). Furthermore, ...
متن کاملPower-Oriented Test Scheduling for SOCs
The purpose of this paper is to integrate the management of power consumption to augment the parallelism of the testing activities and to reduce the testing time of SOCs. This is achieved in three parts. First, a specific scan cell is employed to reduce the switching activities during test scan stages. Secondly, a test vector reordering approach is used to reduce the test power. Finally, a test...
متن کاملTest Scheduling and Scan-Chain Division under Power Constraint
An integrated technique for test scheduling and scan-chain division under power constraints is proposed in this paper. We demonstrate that optimal test time can be achieved for systems tested by an arbitrary number of tests per core using scan-chain division and we define an algorithm for it. The design of wrappers to allow different lengths of scanchains per core is also outlined. We investiga...
متن کاملPower-Time Tradeoff in Test Scheduling for SoCs
We present a test scheduling methodology for core-based system-on-chips that allows tradeoff between system power dissipation and overall test time. The basic strategy is to use the power profile of non-embedded cores to find the best mix of their test pattern subsets that satisfy the power and/or time constraints. An MILP formulation is presented to globally perform the power-time tradeoff and...
متن کاملZone-Based Multi-Domain Clock Skew Scheduling
Although the clock skew can be exploited as a manageable resource in the design of digital systems, it is very difficult to implement a wide spectrum of dedicated clock delays. The architecture of multiple clocking domains, which restricts the clock arrival time of each register to specified clocking domains, provides an alternative to unconstrained clock skew scheduling. However, for a large c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Information and Systems
سال: 2008
ISSN: 0916-8532,1745-1361
DOI: 10.1093/ietisy/e91-d.3.747